



# A Literature Survey On Weighted-Round-Robin Algorithm For Shared Bus Architectures

*Roma Kumari<sup>1</sup>, Prof. Devendra Patle<sup>2</sup>*  
*, Research Scholar of VLSI, Assistant Professor*  
*Department of Electronics And Communication*  
*Sri Satya Sai University of Technology & Medical Sciences, Sehore (M.P), India*  
[1devendrapatlebg@gmail.com](mailto:<sup>1</sup>devendrapatlebg@gmail.com)

**Abstract**— The application domain of System-On-Chips (SoC) includes mobile devices, end terminals, multimedia terminals, automotive, set-top-boxes, games, processors etc. The SoC design paradigm relies heavily on reuse of intellectual property cores, enabling designers to focus on functionality and performance of the overall system. This is possible if IP cores are equipped with highly optimized interface for plug and play insertion into communication architecture. To this purpose the virtual Socket Interface Alliance represents an attempt to set the characteristics of industry wide, thus facilitating the match of pre-designed software and hardware blocks from multiple sources.

**Keywords**— *Weighted Round-Robin, System-On-Chips (SoC) Shared Bus Architectures etc ....*

## I. INTRODUCTION

The integration of huge IP blocks on the same silicon blocks on the same silicon die is now theoretically possible thanks to deep submicron technology. As a result, several heterogeneity cores may be joined on a single integrated circuit using advanced communication designs, resulting in the creation of adaptable hardware platforms that can support highly parallel processing. Those System-On-Chips's (SoC) intended use. includes portable electronics, end devices, multimedia the terminals, automobiles, set-top boxes, games, CPUs, etc.

The SoC design paradigm places a significant emphasis on the reuse of intellectual property cores, which frees designers to concentrate on the functionality and performance of the whole system. If IP cores have highly optimised interfaces for plug-and-play integration into communications architecture, this is achievable. The virtual Sockets Interfaces Alliance is an effort to standardise industry-wide features for this purpose, making it easier to combine this was before the-designed hardware and software elements from various suppliers.

To accommodate a heterogeneous mix of information routes with potentially vastly different performance characteristics, the SoC connection must be developed and optimised. For performance-critical pathways, SOC must consistently supply the appropriate throughput and mask delay, while concurrently controlling traffic for slower pathways and ports needing less

bandwidth. Thus, for the collecting data pathways, the system bus as a whole must find the right balance between latency and throughput. To reduce power, performance, and area (PPA) expenses and prevent a too complex, inefficient SoC, it is crucial to optimise around that balance.

Ethanol is one of the principal biofuels, which is naturally produced by the fermentation of sugars by yeasts or via petrochemical processes such as ethylene hydration. It has medical applications as an antiseptic and disinfectant. It is used as a chemical solvent and in the synthesis of organic compounds, apart from being an alternative fuel source.

### ROUND ROBIN ARBITRATION

Fairness (no starving) between masters is ensured by a round-robin token-sharing bus or arbiter, who also permits any open timeslot to be given to masters who round-robin turn is latter but who is ready right now. Another benefit of the round-robin procedure is an accurate forecast of the worst-case wait time. The maximum wait time is inversely proportional to the total amount of requestors, divided by 1. A round-robin passing of tokens bus or switch arbiter operates according to the following protocol. One of the master has the greatest priority for utilization of a shared resource throughout each cycle (in round-robin order). The person with the next greatest priority who submits a request can be granted a resource if the token-holding masters does not require it during this cycle, and the highest priority masters then passes the token to the following master in round-robin fashion. A BA is created

in this instance to manage four requests. The Bus Arbiter (BA) structure for four bus masters is shown in Figure. As illustrated in Fig., when M=4, BA is made up of a D flip-flop, priority logic units, an M-bit ring counter, and M-input gates for OR.




Fig. 1 Logic Diagram of 4x4 Bus Arbiter

In each of the priority logic sections (Priority Logic 0 through 3) seen in Fig., the input priorities are listed in descending order from in[0] to in[3]. As a result, in[0] gets the highest priority, followed by in[1] and so on. We use the token idea from a network's ring of tokens to create a BA. An enabler for a priority logical block is the token's possession. The priority of request signals differs depending on the priority logic block selected since every priority logic blocks has a unique sequence of inputs (request signals). As seen in Fig., the token itself is implemented in a 4-bit ring number.

The rings counter's outcomes, which consist of four bits, serve as the enabled signals for the order of priority logic units. Thus, a grant signal can only be asserted by one activated priority logic block. One adjudication cycle is added to the ack signal sent to the bus arbitrator by a D flip-flop, as seen in Fig. The ring counter's content is rotated by one bit as a result of the delaying ack signal pulling a trigger on the rings counter. The value of the token bit is therefore rotated left every cycle, with 4'b1000 rotating to 4'b0001 in Figure, and the token is initialised to one at the beginning of the reset phase (for example, 4'b0001 for a four-bit ring counter), ensuring that the ring counter outputs only one '1'.




Fig. 2 State Diagram for Bus Arbiter (round robin).

The Fredkin-Feynman gate based D-latch is 28% more efficient than Fredkin based D-latch in terms of area. Reversible TSG logic based Ripple Carry Adder (RCA) achieves 91.15% of area.

## II LITERATURE SURVEY

**Afshan Amin Khan et.al. (2019) "Fault-Tolerant Buffer Aware Round Robin Arbiter Design for NoC Architectures"** One of the crucial parts of the NoC router is a determined to be an arbitrator. Round-Robin arbitrator is one of the more well-liked arbitration models out of the many ones available. The presented an arbitration schemes that will be able to address the issue of a typical Round-Robin arbitrator's continuous wait time while also offering some new benefits. The suggested system is preferable because it can determine each port's real-time needs based on data from its own buffers, eliminating this continual wait time. The suggested algorithm's fault-tolerant behaviour for faults involving buffer information is an added feature. The suggested design is built using the Vivado IDE and tested on the FPGA technology Zed-board Zynq-7000. Simulation outcomes show that by executing arbitration dynamically, the suggested approach totally eliminates the problem of continuous wait time. More significantly, it was discovered that the suggested technique is tolerant to any short-term or long-term priority-setting error. These significant advancements in a conventional round robin arbitrator are made possible by a 36% increase in diameter and a bonus enhancement of 8% and 2%, respectively, in latency and operation frequency [1].

**Aung Toe et.al. "Design and Verification of a Round-Robin Arbiter"** The performance of a system greatly depends on its arbitration method as the amount of bus a master's in a chip rises. The arbiter circuit, which manages the grant for multiple requestors, has an impact on the system's throughput. Typically, the application determines the arbitration plan. For each cycle, a memory arbitrator chooses which CPU will have access. Which inputs packet will be routed to the output by a packet switch is determined by an arbitrator. a round-robin arbitrator with movable resource time of access weighting. When grants cannot be starved, the round-robin arbiter technique is helpful. Each requestor's permitted time shares are quantized by the arbitrator. Giving requests in a Round-Robin fashion ensures at least some degree of impartiality. By weight, those making requests might order their time share. The requester B will be given a time slice that is twice as long as Requestor A's, for instance, if Requestor A has a load of two and The requester B has a weight of four. SystemVerilog is used for the design verification process. Arbiter inputs are random, system model outputs are anticipated, and verify coverage is gathered. A weighed Round-Robin arbitrator's design and verification are part of the aforementioned paper's effort [2].

**Swetha Ittige Narendrappa et.al. (2018) "Performance Verification of Multi-Master AHB Bus System"** It is ideal for the bus system to have a low latency and high bandwidth needs. Although latency for other

masters might be high, it can be observed that high latency for some masters indicates that the bus is actively requesting slave data from memory, suggesting high bus utilisation rate. A high latency does not always indicate a low performing AHB bus, or even for that matter, a communicating bus, it was noted. Round robin is the most popular fair arbitrator chosen for lower and equivalent bandwidth data transfer when latency decreases. The bandwidth need will be significant for applications involving communication and the creation of complicated waveforms. One may choose from a variety of design options, such as the bandwidth arbitrator, the upper hand, or priority round Robin, depending upon the application, to arrive at the optimum option for that application [3].

**D. Chitra Dev et.al. “Load Balancing in Cloud Computing Environment Using Improved Weighted Round Robin Algorithm for Nonpreemptive Dependent Tasks”** The enhanced weighted round robin algorithm places the jobs into the most suitable VMs by taking into account the strengths of each VM and the length of each requested work. His enhanced weighted round robin algorithms are divided into three stages to tackle the three different environmental life cycle scenarios. The initial placing of the jobs is taken into consideration by the static scheduling algorithm, which equitably distributes the work requests among the participating VMs depending on the VM's characteristics and the length of the wanted job. The arriving job's projected completion time has been identified together with the present load's tentative finishing time by the dynamic scheduler, which also takes into account the load of all its configured VMs. The computations mentioned above have determined which of the VMs will complete this project with the shortest turnaround time, and the job has been allocated to that VM. The upgraded weighted round robin's load balancer starts up when each job is finished. This always uniformly distributes the loads across all the VMs when each task is finished, preventing any downtime in the participating resources (VMs). In comparison to previous round robin and weighted round robin algorithms, performance analysis and experimental results of this approach shown that the enhanced weighted round robin algorithm is best suited to the heterogeneous/homogenous workloads with heterogeneous resources (VMs). Response time is the primary quality of service parameter in his method [4].

**Tong Li et.al. (2009) “Efficient and Scalable Multiprocessor Fair Scheduling Using Distributed Weighted Round-Robin”** Every OS scheduler must be fair. Previous scheduling methods have low fairness, significant overhead, or are incompatible with scheduling regulations already in place. Oses must stay up with the semiconductor industry's push towards multi-core by implementing fair scheduling algorithms that are precise, effective, and scalable. These objectives are met by the multiprocessor fair scheduling technique called DWRR, which is described in this study. DWRR offers a useful option for production Oses by smoothly integrating with current schedulers through the use of per-CPU run queues. We assessed DWRR using both empirical and analytical methods. Our results show that DWRR provides precise

fairness and great performance using a variety of workloads. Additionally, our formal analysis demonstrates that if the system restricts thread lengths by a constant, DWRR achieves constant positive as well as negative latency bounds. We want to expand the fairness model and DWRR to include the scheduling of additional resource types, including caches, memory, and I/O devices, in our next work [5].

**Sören Sonntag et.al. (2008) “An Efficient Weighted-Round-Robin Algorithm for Multiprocessor Architectures”** An innovative arbitration method for multiprocessor SoCs has been developed to effectively schedule request from communications masters with communication slaves, or both internal and external storage. The arbiter is based on a Weighted-Round-Robin (WRR) algorithm and may be set up to consider both the characteristics of the slaves and the traffic pattern of the masters. We simulated a wide range of alternative traffic profiles and arbiter settings using our performance assessment tool SystemQ in order to evaluate the advantages of the WRR arbiter. Depending on the traffic patterns employed, the WRR arbiter beats a round-robin arbiter when it comes of bandwidth by up to 41% for DDR2 SDRAM memory. Since round-robin arbitrators are often utilised in contemporary SoC designs, our WRR arbiter shows a notable performance improvement over cutting-edge memory arbitration. In a delay investigation, we concentrated on CPU cache refills when bursty DMA traffic was present. We have demonstrated that employing the WRR from before the cache line's refill time may be decreased by more than 34% without adding to the DMA latency. In addition to its performance benefits, the WRR arbiter is simple to use and extremely reusable. As a result, it may be used in sophisticated SoC designs with up to 64 masters shared a memory [6].

### III. CONCLUSIONS

The aforementioned simulations and findings lead us to the conclusion that while the area increases when WRR is used, every resource in the system has an equal chance of being used, which is not possible with SP and WRR schemes. Additionally, the outcomes area is not particularly large in terms of %, demonstrating the WRR scheme's advantage over other conventional arbitration method.

### REFERENCES

- [1] Afshan Amin Khan, Roohie Naaz Mir and Najeeb-ud-din “Fault-Tolerant Buffer Aware Round Robin Arbiter Design for NoC Architectures” Volume 08, Issue 03, ISSN: 2210-142X, May-2019.
- [2] Aung Toe “Design and verification of a Round-Robin Arbiter” 2018.
- [3] Swetha Ittige Narendrappa, Sindhuja Yadiki RadhaSwamy, and Lili He, Member, IAENG “Performance Verification of Multi-Master AHB Bus System” Vol I,5 March 2018.
- [4] D. Chitra Devi and V. Rhymend Uthariaraj “Load Balancing in Cloud Computing Environment Using Improved Weighted Round Robin Algorithm for Nonpreemptive Dependent Tasks” Volume 2016, 14

- pages, 2017.
- [5] Tong Li Dan Baumberger Scott Hahn "Efficient and Scalable Multiprocessor Fair Scheduling Using Distributed Weighted Round-Robin" February 14–18, 2009.
- [6] Sören Sonntag and Helmut Reinig "An Efficient Weighted-Round-Robin Algorithm for Multiprocessor Architectures" 22 April 2008.
- [7] Murugan, K., and S. Baulkani. "VLSI implementation of ultra power optimized adiabatic logic based full adder cell." *Microprocessors and Microsystems* 70 (2019): 15-20.
- [8] Ali, Khaled Alhaj, et al. "MRL crossbar-based full adder design." 2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS). IEEE, 2019.
- [9] Bansal, Malti, and Jasmeet Singh. "Qualitative Analysis of CMOS Logic Full Adder and GDI Logic Full Adder using 18 nm FinFET Technology." 2019 3rd International Conference on Recent Developments in Control, Automation & Power Engineering (RDCAPE). IEEE, 2019.
- [10] Hussain, Inamul, and Saurabh Chaudhury. "Performance comparison of 1-bit conventional and hybrid full adder circuits." *Advances in Communication, Devices and Networking*. Springer, Singapore, 2018. 43-50.
- [11] Riaz, Muhammad Hussain, et al. "Low power 4× 4 bit multiplier design using dadda algorithm and optimized full adder." 2018 15th international Bhurban conference on applied sciences and technology (IBCAST). IEEE, 2018.
- [12] Janwadkar, Sudhanshu, and Shaurakar Das. "Design and performance evaluation of hybrid full adder for extensive PDP reduction." 2018 3rd International Conference for Convergence in Technology (I2CT). IEEE, 2018.
- [13] Wang, Lei, and Guangjun Xie. "Novel designs of full adder in quantum-dot cellular automata technology." *The Journal of Supercomputing* 74.9 (2018): 4798-4816.
- [14] Ahmad, Firdous, et al. "Modular design of ultra-efficient reversible full adder-subtractor in QCA with power dissipation analysis." *International Journal of Theoretical Physics* 57.9 (2018): 2863-2880.
- [15] Gotam, Sandeep, Rajeev Kumar, and Vikram Singh. "A new full-adder design using XNOR-XOR circuit." 2017 International Conference on Emerging Trends in Computing and Communication Technologies (ICETCCT). IEEE, 2017.
- [16] Geetha, B. T., B. Padmavathi, and V. Perumal. "Design methodologies and circuit optimization techniques for low power CMOS VLSI design." 2017 IEEE International Conference on Power, Control, Signals and Instrumentation Engineering (ICPCSI). IEEE, 2017.
- [17] Devadas, M., and K. Lal Kishore. "Design topologies for low power cmos full adder." 2017 International Conference on Inventive Systems and Control (ICISC). IEEE, 2017.
- [18] Kumar, Korra Ravi, et al. "Design of 2T XOR gate based full adder using GDI technique." 2017 International Conference on Innovative Mechanisms for Industry Applications (ICIMIA). IEEE, 2017.
- [19] Kumar, Pankaj, and Rajender Kumar Sharma. "A new energy efficient full adder design for arithmetic applications." 2017 4th International Conference on Signal Processing and Integrated Networks (SPIN). IEEE, 2017.
- [20] Bhaskar, Akshay, et al. "A low power and high speed 10 transistor full adder using multi threshold technique." 2016 11th International Conference on Industrial and Information Systems (ICIIS). IEEE, 2016.
- [21] Mittal, Mudit, and Arun Pratap Singh Rathod. "Digital circuit optimization using pass transistor logic architectures." 2016 International Conference on Emerging Trends in Communication Technologies (ETCT). IEEE, 2016.
- [22] Abbas, Zia, Mauro Olivieri, and Andreas Ripp. "Yield-driven power-delay-optimal CMOS full-adder design complying with automotive product specifications of PVT variations and NBTI degradations." *Journal of Computational Electronics* 15.4 (2016): 1424-1439.
- [23] Morad, Milad Jalalian Abbasi, Seyyed Reza Talebiyan, and Ebrahim Pakniyat. "Design of new low-power high-performance full adder with new XOR-XNOR circuit." 2015 International Congress on Technology, Communication and Knowledge (ICTCK). IEEE, 2015.
- [24] Agarwal, Mayur, Neha Agrawal, and Md Anis Alam. "A new design of low power high speed hybrid CMOS full adder." 2014 International Conference on Signal Processing and Integrated Networks (SPIN). IEEE, 2014.